Saturday 22 August 2009

Wseas Transactions

New Subscription to Wseas Transactions

The following information was submitted:

Transactions: WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS
Transactions ID Number: 32-733
Full Name: Sudha Nair
Position: Researcher
Age: ON
Sex: Female
Address: Rungta College Of Engineering & Technology, Bhilai(C.G), INDIA.
Country: INDIA
Tel:
Tel prefix:
Fax:
E-mail address: sudhanair7@rediffmail.com
Other E-mails: suir@rediffmail.com
Title of the Paper: VHDL Based Design And Implementation Of Frequency Synthesizer And Frequency Analyzer
Authors as they appear in the Paper: Anant .G. Kulkarni,Sudha Nair
Email addresses of all the authors: agk30@rediffmail.com,sudhanair7@rediffmail.com
Number of paper pages: 10
Abstract: In this paper, we propose a VHDL based design of a frequency synthesizer and a frequency analyzer along with a proposed design for their incorporation in a single FPGA. The module was developed by using direct digital frequency synthesizer and a Fast Fourier Transform algorithm for frequency analyzer. For FFT, radix-2 decimation in time algorithm of n-point samples was adopted. Structural and Behavioral modeling was implemented using VHDL to describe, simulate, and perform the design. The resulting design was simulated, synthesized and tested using Xilinx 9.1i and ModelSim SE 6.3f.The simulation results are presented in this paper.
Keywords: Architecture, Memory unit, butterfly unit, FFT, radix2, Xilinx, ModelSim, Simulation
EXTENSION of the file: .doc
Special (Invited) Session:
Organizer of the Session:
How Did you learn about congress: Rungta College of Engineering & Technology, Bhilai(C.G), INDIA
IP ADDRESS: 59.95.129.108