The following information was submitted:
Transactions: WSEAS TRANSACTIONS ON COMMUNICATIONS
Transactions ID Number: 52-536
Full Name: Periyathambi Ezhumalai
Position: Professor
Age: ON
Sex: Male
Address: 131, Chittoor road Tiruttani,Chennai
Country: INDIA
Tel: +91944130637
Tel prefix:
Fax:
E-mail address: ezhumalai.es@gmail.com
Other E-mails:
Title of the Paper: Customized NoC Topologies Construction for High performance Communication Architectures
Authors as they appear in the Paper: P.Ezhumalai, Dr.A.Chilambuchelvan
Email addresses of all the authors: ezhumalai.es@gmail.com,ezhu.pubs@gmail.com
Number of paper pages: 10
Abstract: International Technology Roadmap for Semiconductors (ITRS) project the latest trend moving towards a system-level and platform-based design, involving large percentage of design reuse. Different Intellectual Property (IP) cores, including processor and memory, are interconnected to build a typical System-on-Chip(SoC) architectures. Larger SoC designs dictate the data communication to happen over the global interconnects. Network-on-Chip(NoC) architectures have been proposed as a scalable solution to the global communication challenges in nanoscale Systems-on-Chip (SoC) design .Hence to improve the performance of SoC, first we did a performance study of regular interconnect topologies MESH, TORUS, BFT and EBFT, we observed that the overall latency and throughput of the EBFT is better compared to other topologies, The next best in case of latency and throughput is BFT . Our next objective is to generate an area and power optimized NoC topology. Physical links and rou!
ters determine the power consumption of the NoC architecture, for this purpose we used Rectilinear–Steiner-Tree (RST)-based algorithms for generating efficient and optimized network topologies. Experimental results on a variety of NoC benchmarks showed that our synthesis results were achieve reduction in power consumption and average hop count over custom topology implementation.
Keywords: Network-on-chip (NoC), System-On-Chip (SoC), Synthesis, Steiner Minimal Tree, Network topology
EXTENSION of the file: .rtf
Special (Invited) Session:
Organizer of the Session:
How Did you learn about congress: Network on chip
IP ADDRESS: 220.227.30.54
