The following information was submitted:
Transactions: WSEAS TRANSACTIONS ON SIGNAL PROCESSING
Transactions ID Number: 42-582
Full Name: Andy Ye
Position: Assistant Professor
Age: ON
Sex: Male
Address: 350 Victoria Street, Toronto, Ontario, M5B 2K3
Country: CANADA
Tel: (416) 979-5000 x4901
Tel prefix:
Fax: (416) 979-5280
E-mail address: aye@ee.ryerson.ca
Other E-mails:
Title of the Paper: The Scalability of the H.264/AVC Full-Search Fractional Motion Estimation Algorithm on FPGAs
Authors as they appear in the Paper: Jasmina Vasiljevic and Andy Gean Ye
Email addresses of all the authors: jvasilje@ryerson.ca, aye@ee.ryerson.ca
Number of paper pages: 10
Abstract: Fractional motion estimation (FME) is an important part of the H.264/AVC video encoding standard. The algorithm can significantly increase the compression ratio of video encoders while preserving high video quality. The full-search FME algorithm, however, is computationally expensive and can consist of over 45% of the total motion estimation process. To maximize the performance and efficiency of FME implementations on Field-Programmable Gate Arrays (FPGAs), one needs to efficiently exploit the inherent parallelism in the algorithm. In this work, we investigate the scalability of the full-search FME algorithm on FPGAs. We implemented six scaled versions of the algorithm on Xilinx Virtex-5 FPGAs. We found that scaling the algorithm vertically within a 4x4 subblock is more efficient than scaling horizontally across several subblocks. It is shown that, with four reference frames, the best vertically scaled design can achieve 96 frames-per-second (fps) performance while!
encoding full 1920x1088 progressive HDTV video and the design only consumes 25.5K LUTS and 28.7K registers.
Keywords: Fractional Motion Estimation, H.264/AVC, Field-Programmable Gate Arrays
EXTENSION of the file: .pdf
Special (Invited) Session:
Organizer of the Session:
How Did you learn about congress:
IP ADDRESS: 141.117.172.58
