Tuesday, 1 March 2011

Wseas Transactions

New Subscription to Wseas Transactions

The following information was submitted:

Transactions: Please, select the Journal that you submit to
Transactions ID Number: 53-254
Full Name: Chinnaiyan Senthilpari
Position: Senior Lecturer
Age: ON
Sex: Male
Address: Faculty of engineering and technology, Multimedia University,75450 Jalan Ayer Keroh lama, Melaka
Country: MALAYSIA
Tel: +606 252 3926
Tel prefix:
Fax: +606 231 6552
E-mail address: c.senthilpari@mmu.edu.my
Other E-mails: senthilpari@hotmail.com
Title of the Paper: AN EFFICIENT EPI AND ENERGY CONSUMPTION OF 32 BIT ALU USING SHANNON THEOREM BASED ADDER APPROACH
Authors as they appear in the Paper: C.Senthilpari, G.Ramanamurthy,P.Velrajkumar
Email addresses of all the authors: c.senthilpari@mmu.edu.my, ramana.murthy@mmu.edu.my, p.velrajkumar@mmu.edu.my
Number of paper pages: 10
Abstract: This paper have proposed two full adder circuits such as mixed Shannon and Shannon theorem based adder circuits. The mixed adder circuit is developed by using MCIT for the sum operation and the Shannon technique for carry and other one is designed completely by using Shannon theorem that both adders are used for design a 1-bit ALU circuits. The ALU circuit consists of AND, OR, multiplexer and adder circuits that are designed by using proposed Shannon theorem based adder circuit. The 32-bit ALU circuits are analyses by BSIM 4 parameter analyzer. The power dissipation of total circuit, propagation delay and area are analyzed for 32 bit ALU. The binvert Shannon adder based ALU circuit gives better performance in terms of power dissipation, propagation delay, and throughput than other adder based ALU circuit.
Keywords: ALU, MCIT, Shannon theorem, CPL, Power Dissipation, Throughput
EXTENSION of the file: .doc
Special (Invited) Session:
Organizer of the Session:
How Did you learn about congress: VLSI Design, Circuit Design
IP ADDRESS: 203.106.56.33